Low-voltage amplifiers of telescopic type based on CMOS technology with design norms of 180 nm and 60 nm are investigated. It is established that the best characteristics of nonlinearity in the frequency range up to 250 MHz have amplifiers manufactured by technology with design standards of 180 nm. It is shown that amplifiers of the folded CAS-code type with a supply voltage of 2.5-3 V and cascade transistors with maximum permissible interelectrode voltages of 1.2-1.8 V can degrade and even catastrophically fail when exposed to TKCH. Technical solutions for calibration of bias and gain equalization of channels in the creation of 4-channel 12-14-bit ADC with conversion frequency up to 1 GHz and 0.5 GHz are considered. It is shown that the multi-chip use of this type of ADC in the form of microassemblies allows to achieve typical values of integral nonlinearity, signal-to-noise ratio and dynamic range.
ADC, transformation, amplification, noise, nonlinearity, microassembly
1. Oppengeym, A. Cifrovaya obrabotka signalov / A.Oppengeym, R.Shafer. - M. : Tehnosfera. - 2006. - 856 s.
2. Ioniziruyuschie izlucheniya kosmicheskogo prostranstva i ih vozdeystvie na bortovuyu apparaturu kosmicheskih apparatov / pod nauch. red. G.G. Raykunova. - M. : Fizmatlit. - 2013. - 256 s.
3. HMX ADC 9246: Radiation Hardened 14-bit 125 MSPS Monolithic A/D Converter / Honeywell, Data Sheets. - 2010. - № 61-0996-000-000 (www.honeywell.com).
4. Kononov, V. S. Shemotehnicheskie metody povysheniya stoykosti analogovyh blokov ACP k vozdeystviyu tyazhelyh zaryazhennyh chastic / V. S. Kononov, A. A. Illarionov.// Teoriya i tehnika special'noy radiosvyazi. - 2018. - № 2. - S. 101-107.
5. Kester, U. Analogo-cifrovoe preobrazovanie / U. Kester. - M. : Tehnosfera. - 2004. - 1016 s.
6. Enns, V. I. Proektirovanie analogovyh KMOP-mikroshem / V. I. Enns, Yu. M. Kobzev. - M. : Goryachaya liniya - Telekom, 2005. - 454 s.
7. A high-linearity pipelined ADC with opamp splitsharing in a combined front-end of S/H and MDAC1 / Z. Wang [et al.] // IEEE Trans. Circuits Syst.1.Reg.Papers. - 2013. - V. 60, № 11. - Pp. 2834-2844.
8. A digitally calibrated 14-bit linear 100-MS/s pipelined ADC with wideband sampling front end / L. Luo [et al.] // Proc. IEEE European Solid State Circuits Conf, 2009. - Pp. 472-475.
9. A process-scalable low-power charge-domain 13-bit pipeline ADC / M. Anhony [et al.] // Proc. IEEE Symp. VLSI Circ. Dig. Tech. Papers, 2008. - Pp. 222-223.
10. A 1.2-V 250-mW 14-b 100-MS/s digitally calibrated pipeline ADC in 90-nm CMOS / Van de Vel H. [et al.] // IEEE Journal of Solid-State Circuits. - 2009. - V. 44, № 4. - Pp. 1047-1056.
11. A 10-b 320-MS/s stage-gain-error self-calibration pipeline ADC / C. J. Tseng [et al.] // IEEE Journal of Solid-State Circuits. - 2012. - V. 47, № 6. - Pp. 1334-1343.
12. A 14-bit 250-MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process / X.Zheng [et al.] // IEEE Transactions on Circuits and Systems-1: manuscript. - 2016. - V. 63, № 9. - Pp. 1-12.
13. Ueykerli, Dzh.F. Proektirovanie cifrovyh ustroystv / Dzh. F. Ueykerli. - M. : Postmarket, 2002. - 544 s.
